Analysis of Adiabatic Hybrid Full Adder and 32-Bit Adders for Portable Mobile Applications

Authors

  • T. Suguna Dept of ECE, Dr. M.G.R. Educational Research Institute
  • M. Janaki Rani Dept of ECE, Dr. M.G.R. Educational Research Institute

DOI:

https://doi.org/10.3991/ijim.v14i05.13343

Keywords:

Adiabatic Logic, Full Adder, ECRL, 2PASCL, Ripple Carry Adder(RCA), Carry Select Adder(CSLA), Carry Save Adder(CSA), Carry Skip Adder(CSA), Brent Kung Adder(BKA).

Abstract


In VLSI, power optimization is the main criteria for all the portable mobile applications and developments because of its impact on system performance. The performance of an adder has significant impact on overall performance of a digital system. Adiabatic logic (AL), a new emerging research domain for optimizing the power in VLSI circuits with high switching activity is discussed, in this paper, for implementing the adder circuits. Various adiabatic logic styles full adder designs are reviewed and multiplexer based hybrid full adder topology is designed and implemented with ECRL and 2PASCL AL styles. Moreover in this paper, 32 bit adders such as Ripple Carry Adder (RCA), Carry Select Adder (CSLA), Carry Save Adder (CSA), Carry Skip Adder (CSKA) and Brent Kung Adder (BKA) are realised using proposed ECRL and 2PASCL adiabatic full adders. All the adders are implemented and simulated using TANNER EDA tool 22nm technology, parameters like power, area, delay and power delay product (PDP) of all the adders are observed at different operating frequencies, with supply voltage of 0.95 v and load capacitance of 0.5 pF. The observed parameters are compared with the existing adiabatic full adder designs and concluded that the proposed adiabatic full adders have the advantages of less power, delay and transistor count. In conclusion ECRL full adder is 31% faster, has equal PDP and less area than 2PASCL full adder. At 1000MHz ECRL 32 bit carry save adder is having less delay among all the 32 bit adder and 65% less PDP than 2PASCL adder and it is concluded that ECRL 32 bit carry save adder can be selected for implementation of circuits that can be used in portable mobile applications.

Author Biographies

T. Suguna, Dept of ECE, Dr. M.G.R. Educational Research Institute

Dept of ECE, Dr. M.G.R. Educational Research Institute

M. Janaki Rani, Dept of ECE, Dr. M.G.R. Educational Research Institute

Dept of ECE, Dr. M.G.R. Educational Research Institute

Downloads

Published

2020-04-07

How to Cite

Suguna, T., & Janaki Rani, M. (2020). Analysis of Adiabatic Hybrid Full Adder and 32-Bit Adders for Portable Mobile Applications. International Journal of Interactive Mobile Technologies (iJIM), 14(05), pp. 73–94. https://doi.org/10.3991/ijim.v14i05.13343

Issue

Section

Papers